Resistive Neural Hardware Accelerators

نویسندگان

چکیده

Deep neural networks (DNNs), as a subset of machine learning (ML) techniques, entail that real-world data can be learned, and decisions made in real time. However, their wide adoption is hindered by number software hardware limitations. The existing general-purpose platforms used to accelerate DNNs are facing new challenges associated with the growing amount exponentially increasing complexity computations. Emerging nonvolatile memory (NVM) devices compute-in-memory (CIM) paradigm creating architecture generation increased computing storage capabilities. In particular, shift toward resistive random access (ReRAM)-based in-memory has great potential implementation area- power-efficient inference training large-scale network architectures. These process IoT-enabled AI technologies entering our daily lives. this survey, we review state-of-the-art ReRAM-based DNN many-core accelerators, superiority compared CMOS counterparts was shown. covers different aspects realization present limitations, prospects. comparison accelerators shows need for introduction performance metrics benchmarking standards. addition, major concerns regarding efficient design include lack accuracy simulation tools codesign.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Toward Cache-Friendly Hardware Accelerators

Increasing demand for power-efficient, high-performance computing has spurred a growing number and diversity of hardware accelerators in mobile Systems on Chip (SoCs) as well as servers and desktops. Despite their energy efficiency, fixed-function accelerators lack programmability, especially compared with general-purpose processors. Today’s accelerators rely on software-managed scratchpad memo...

متن کامل

A Case for OS-Friendly Hardware Accelerators

Modern SoCs make extensive use of specialized hardware accelerators to meet the demanding energy-efficiency requirements of demanding applications, such as computer graphics and video encoding/decoding. Unfortunately, the state of the art is a sea of heterogeneous fixed-function processing units wired together in an ad-hoc fashion, with dedicated memory spaces and a wide variety of host-acceler...

متن کامل

Hardware Accelerators for Petri - net Analysis

| F or reachability analysis of Petri-nets an FPGA-based accelerator is proposed. Since the simple components of Petri-nets can be easily realized in high-density FPGAs, the complete problem can be mapped to silicon providing a solution environment faster than the traditional software-based simulators. Some classes of Petri-nets support the compositional analysis, this way the limited capacity ...

متن کامل

Hardware Accelerators for Elliptic Curve Cryptography

In this paper we explore different hardware accelerators for cryptography based on elliptic curves. Furthermore, we present a hierarchical multiprocessor system-onchip (MPSoC) platform that can be used for fast integration and evaluation of novel hardware accelerators. In respect of two application scenarios the hardware accelerators are coupled at different hierarchy levels of the MPSoC platfo...

متن کامل

High-Level Synthesis of Nonprogrammable Hardware Accelerators

The PICO-N system automatically synthesizes embedded nonprogrammable accelerators to be used as co-processors for functions expressed as loop nests in C. The output is synthesizable VHDL that defines the accelerator at the register transfer level (RTL). The system generates a synchronous array of customized VLIW (very-long instruction word) processors, their controller, local memory, and interf...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Proceedings of the IEEE

سال: 2023

ISSN: ['1558-2256', '0018-9219']

DOI: https://doi.org/10.1109/jproc.2023.3268092